--- title: Efinix Titanium Edge FPGA family targets low-power edge... description: Efinix has launched the Titanium Edge FPGA family targeting low-power edge AI and machine vision applications. The lineup includes Ti125, Ti95, Ti70, and Ti40... canonical: https://daily.dev/posts/efinix-titanium-edge-fpga-family-targets-low-power-edge-ai-and-vision-systems-ohdwzn582 twitter:card: summary_large_image twitter:site: @dailydotdev og:type: website og:site_name: daily.dev og:title: Efinix Titanium Edge FPGA family targets low-power edge AI and vision systems | daily.dev og:description: Efinix has launched the Titanium Edge FPGA family targeting low-power edge AI and machine vision applications. The lineup includes Ti125, Ti95, Ti70, and Ti40... og:url: https://daily.dev/posts/efinix-titanium-edge-fpga-family-targets-low-power-edge-ai-and-vision-systems-ohdwzn582 og:image: https://api.daily.dev/og/posts/OHdWZn582.png og:image:alt: Efinix Titanium Edge FPGA family targets low-power edge AI and vision systems og:image:width: 1200 og:image:height: 630 og:locale: en --- > ## Documentation Index > Fetch the complete documentation index at: https://daily.dev/llms.txt > Use this file to discover all available pages before exploring further. # Efinix Titanium Edge FPGA family targets low-power edge AI and vision systems **[CNX Software](https://daily.dev/sources/cnx-software)** · 3 min read · 2 upvotes · 0 comments ## Summary Efinix has launched the Titanium Edge FPGA family targeting low-power edge AI and machine vision applications. The lineup includes Ti125, Ti95, Ti70, and Ti40 devices with 39K–123K logic elements, built on a 16nm TSMC process. Key features include ~50% lower static power vs. prior Titanium devices, configurable 2.5 Gbps MIPI I/O, hardware SEU detection/correction, and System-in-Package (SiP) variants integrating SPI flash and HyperRAM to reduce PCB footprint by up to 60%. Optional security features include post-quantum cryptography (ML-DSA-65/CRYSTALS-Dilithium), AES-256-GCM, RSA-4096, and PUF/TRNG. The Ti125 and Ti95 are sampling now; Ti70 and Ti40 are slated for Q4 2026. Software support is provided via the Efinity IDE v2026.1. ## Full article daily.dev links to this article rather than hosting it. Read it at the original source: ## Questions this post answers ### What are the specifications of the Efinix Titanium Edge Ti125 FPGA? The Ti125 offers up to 122,792 logic elements (109,440 XLR cells), 288 DSP blocks, 5.9 Mbit embedded SRAM, up to 36 HVIO, 62 HSIO, and 84 HSIO2 pins, MIPI CSI/DSI up to 2.5 Gbps, DDR3L support up to 1,333 Mbps, and up to 7 PLLs. It is built on a 16nm TSMC process and comes in a 225-ball FBGA package. _daily.dev keeps hardware engineers current on new FPGA families like the Titanium Edge lineup._ ### What is the difference between the Efinix Ti125 and Ti125 SiP FPGA packages? The Ti125 SiP integrates the FPGA die with 512 Mbit HyperRAM and SPI boot flash in a single 8x8mm package, versus the standalone Ti125 in a 10x10mm package without integrated memory. This integration reduces the required PCB footprint by up to 60% compared to a discrete implementation using separate memory chips. _Engineers evaluating compact FPGA memory integration can track releases like this via daily.dev._ ### When will the Efinix Titanium Edge Ti40 and Ti70 FPGAs be available for sampling? The Ti70 and Ti40 devices are scheduled for sampling in Q4 2026, while the Ti95 is already sampling and the Ti125 SiP sampling begins in August 2026. Efinix also plans a Ti70 SiP variant with integrated 256 Mbit HyperRAM and SPI boot flash to further reduce PCB footprint. _daily.dev helps engineers planning FPGA-based designs stay ahead of upcoming component availability._ ## Similar posts on daily.dev - [Efinix Launches Titanium Edge FPGA Family](https://daily.dev/posts/efinix-launches-titanium-edge-fpga-family-xfyr7ibem) · Embedded.com · 1 upvotes · 0 comments - [Efinix Adds 64-Bit RISC-V SoC with Linux and DDR Support](https://daily.dev/posts/efinix-adds-64-bit-risc-v-soc-with-linux-and-ddr-support-1uedgwzr6) · Embedded.com · 0 upvotes · 0 comments - [Firefly AIBOX-9075 Edge AI box features Qualcomm IQ-9075 SoC with 200 TOPS NPU, 36GB LPDDR5](https://daily.dev/posts/firefly-aibox-9075-edge-ai-box-features-qualcomm-iq-9075-soc-with-200-tops-npu-36gb-lpddr5-yakfyddfn) · CNX Software · 0 upvotes · 0 comments - [NVIDIA IGX Thor Powers Industrial, Medical, and Robotics Edge AI Applications](https://daily.dev/posts/nvidia-igx-thor-powers-industrial-medical-and-robotics-edge-ai-applications-cevsa593t) · NVIDIA Developer · 1 upvotes · 0 comments - [Credit card-sized Edge AI single board computers are powered by TI AM62A \(2 TOPS\) or AM68A \(8 TOPS\) SoC](https://daily.dev/posts/credit-card-sized-edge-ai-single-board-computers-are-powered-by-ti-am62a-2-tops-or-am68a-8-tops--we813hrkw) · CNX Software · 1 upvotes · 0 comments --- Tags: [#embedded](https://daily.dev/tags/embedded), [#local-ai](https://daily.dev/tags/local-ai), [#fpga](https://daily.dev/tags/fpga) [View this post on daily.dev](https://daily.dev/posts/efinix-titanium-edge-fpga-family-targets-low-power-edge-ai-and-vision-systems-ohdwzn582) ```json {"@context":"https://schema.org","@graph":[{"@type":"Organization","@id":"https://daily.dev/#organization","name":"daily.dev","url":"https://daily.dev","logo":{"@type":"ImageObject","url":"https://daily.dev/apple-touch-icon.png","width":180,"height":180},"sameAs":["https://twitter.com/dailydotdev","https://github.com/dailydotdev","https://www.linkedin.com/company/daily-dev-ltd"]},{"@type":"WebSite","@id":"https://daily.dev/#website","url":"https://daily.dev","name":"daily.dev","publisher":{"@id":"https://daily.dev/#organization"},"potentialAction":{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https://daily.dev/search?q={search_term_string}"},"query-input":"required name=search_term_string"}}]} {"@context":"https://schema.org","@type":"TechArticle","headline":"Efinix Titanium Edge FPGA family targets low-power edge AI and vision systems","url":"https://daily.dev/posts/efinix-titanium-edge-fpga-family-targets-low-power-edge-ai-and-vision-systems-ohdwzn582","mainEntityOfPage":{"@type":"WebPage","@id":"https://daily.dev/posts/efinix-titanium-edge-fpga-family-targets-low-power-edge-ai-and-vision-systems-ohdwzn582"},"datePublished":"2026-07-20T03:00:49.281Z","dateModified":"2026-09-14T09:28:38.563Z","description":"Efinix has launched the Titanium Edge FPGA family targeting low-power edge AI and machine vision applications. The lineup includes Ti125, Ti95, Ti70, and Ti40...","image":"https://media.daily.dev/image/upload/f_auto,q_auto/v1/posts/2bf847147eb633ff56285a677a3873f5?_a=AQAEuop","thumbnailUrl":"https://media.daily.dev/image/upload/f_auto,q_auto/v1/posts/2bf847147eb633ff56285a677a3873f5?_a=AQAEuop","isAccessibleForFree":true,"articleSection":"CNX Software","inLanguage":"en","publisher":{"@type":"Organization","name":"daily.dev","url":"https://daily.dev","logo":{"@type":"ImageObject","url":"https://daily.dev/apple-touch-icon.png","width":180,"height":180}},"author":{"@type":"Organization","name":"CNX Software","logo":"https://media.daily.dev/image/upload/s--xozLJZc---/f_auto,q_auto/v1780213507/logos/cnx-software?_a=BAMAMiWQ0","url":"https://daily.dev/sources/cnx-software"},"commentCount":0,"discussionUrl":"https://daily.dev/posts/efinix-titanium-edge-fpga-family-targets-low-power-edge-ai-and-vision-systems-ohdwzn582","interactionStatistic":[{"@type":"InteractionCounter","interactionType":{"@type":"LikeAction"},"userInteractionCount":2},{"@type":"InteractionCounter","interactionType":{"@type":"CommentAction"},"userInteractionCount":0}],"keywords":"embedded,local-ai,fpga","timeRequired":"PT3M"} {"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https://daily.dev"},{"@type":"ListItem","position":2,"name":"CNX Software","item":"https://daily.dev/sources/cnx-software"},{"@type":"ListItem","position":3,"name":"Efinix Titanium Edge FPGA family targets low-power edge AI and vision systems"}]} {"@context":"https://schema.org","@type":"FAQPage","@id":"https://daily.dev/posts/efinix-titanium-edge-fpga-family-targets-low-power-edge-ai-and-vision-systems-ohdwzn582#faq","mainEntity":[{"@type":"Question","name":"What are the specifications of the Efinix Titanium Edge Ti125 FPGA?","acceptedAnswer":{"@type":"Answer","text":"The Ti125 offers up to 122,792 logic elements (109,440 XLR cells), 288 DSP blocks, 5.9 Mbit embedded SRAM, up to 36 HVIO, 62 HSIO, and 84 HSIO2 pins, MIPI CSI/DSI up to 2.5 Gbps, DDR3L support up to 1,333 Mbps, and up to 7 PLLs. It is built on a 16nm TSMC process and comes in a 225-ball FBGA package. daily.dev keeps hardware engineers current on new FPGA families like the Titanium Edge lineup."}},{"@type":"Question","name":"What is the difference between the Efinix Ti125 and Ti125 SiP FPGA packages?","acceptedAnswer":{"@type":"Answer","text":"The Ti125 SiP integrates the FPGA die with 512 Mbit HyperRAM and SPI boot flash in a single 8x8mm package, versus the standalone Ti125 in a 10x10mm package without integrated memory. This integration reduces the required PCB footprint by up to 60% compared to a discrete implementation using separate memory chips. Engineers evaluating compact FPGA memory integration can track releases like this via daily.dev."}},{"@type":"Question","name":"When will the Efinix Titanium Edge Ti40 and Ti70 FPGAs be available for sampling?","acceptedAnswer":{"@type":"Answer","text":"The Ti70 and Ti40 devices are scheduled for sampling in Q4 2026, while the Ti95 is already sampling and the Ti125 SiP sampling begins in August 2026. Efinix also plans a Ti70 SiP variant with integrated 256 Mbit HyperRAM and SPI boot flash to further reduce PCB footprint. daily.dev helps engineers planning FPGA-based designs stay ahead of upcoming component availability."}}]} ```