--- title: Intel Posts Fourth Version Of Cache Aware Scheduling For... description: Intel Linux engineers have posted the fourth version of Cache Aware Scheduling patches for the Linux kernel. This feature enhances scheduler performance on... canonical: https://daily.dev/posts/intel-posts-fourth-version-of-cache-aware-scheduling-for-linux-3go8jplr2 twitter:card: summary_large_image twitter:site: @dailydotdev og:type: website og:site_name: daily.dev og:title: Intel Posts Fourth Version Of Cache Aware Scheduling For Linux | daily.dev og:description: Intel Linux engineers have posted the fourth version of Cache Aware Scheduling patches for the Linux kernel. This feature enhances scheduler performance on... og:url: https://daily.dev/posts/intel-posts-fourth-version-of-cache-aware-scheduling-for-linux-3go8jplr2 og:image: https://api.daily.dev/og/posts/3Go8jplR2.png og:image:alt: Intel Posts Fourth Version Of Cache Aware Scheduling For Linux og:image:width: 1200 og:image:height: 630 og:locale: en --- > ## Documentation Index > Fetch the complete documentation index at: https://daily.dev/llms.txt > Use this file to discover all available pages before exploring further. # Intel Posts Fourth Version Of Cache Aware Scheduling For Linux **[Phoronix](https://daily.dev/sources/phoronix)** · 2 min read · 0 upvotes · 0 comments ## Summary Intel Linux engineers have posted the fourth version of Cache Aware Scheduling patches for the Linux kernel. This feature enhances scheduler performance on modern multi-cache CPUs like Intel Xeon and AMD EPYC by colocating tasks that share data within the same last-level cache (LLC) domain, reducing cache misses and bouncing. The v4 update introduces limits on CPU scanning depth with preferred NUMA node placement, improvements to load imbalance handling at low-load, and better LLC ID management. Benchmarks from both Intel and independent testing show significant performance gains. The patches are available on the kernel mailing list and have not yet been upstreamed. ## Full article daily.dev links to this article rather than hosting it. Read it at the original source: ## Similar posts on daily.dev - [Intel Posts 2026 Update For Cache Aware Scheduling On Linux](https://daily.dev/posts/intel-posts-2026-update-for-cache-aware-scheduling-on-linux-klyrd6y3k) · Phoronix · 0 upvotes · 0 comments - [Intel's Cache Aware Scheduling Inches Closer To Being Merged For Linux](https://daily.dev/posts/intel-s-cache-aware-scheduling-inches-closer-to-being-merged-for-linux-otzzt47dg) · Phoronix · 1 upvotes · 0 comments - [Intel Updates Cache Aware Scheduling For Linux With Better NUMA Balancing](https://daily.dev/posts/intel-updates-cache-aware-scheduling-for-linux-with-better-numa-balancing-nx95a2nlr) · Phoronix · 0 upvotes · 0 comments - [New Cache Aware Scheduling Fixes Out For Testing](https://daily.dev/posts/new-cache-aware-scheduling-fixes-out-for-testing-sgbxmev6x) · Phoronix · 0 upvotes · 0 comments --- Tags: [#linux](https://daily.dev/tags/linux) [View this post on daily.dev](https://daily.dev/posts/intel-posts-fourth-version-of-cache-aware-scheduling-for-linux-3go8jplr2) ```json {"@context":"https://schema.org","@graph":[{"@type":"Organization","@id":"https://daily.dev/#organization","name":"daily.dev","url":"https://daily.dev","logo":{"@type":"ImageObject","url":"https://daily.dev/apple-touch-icon.png","width":180,"height":180},"sameAs":["https://twitter.com/dailydotdev","https://github.com/dailydotdev","https://www.linkedin.com/company/daily-dev-ltd"]},{"@type":"WebSite","@id":"https://daily.dev/#website","url":"https://daily.dev","name":"daily.dev","publisher":{"@id":"https://daily.dev/#organization"},"potentialAction":{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https://daily.dev/search?q={search_term_string}"},"query-input":"required name=search_term_string"}}]} {"@context":"https://schema.org","@type":"TechArticle","headline":"Intel Posts Fourth Version Of Cache Aware Scheduling For Linux","url":"https://daily.dev/posts/intel-posts-fourth-version-of-cache-aware-scheduling-for-linux-3go8jplr2","mainEntityOfPage":{"@type":"WebPage","@id":"https://daily.dev/posts/intel-posts-fourth-version-of-cache-aware-scheduling-for-linux-3go8jplr2"},"datePublished":"2026-04-02T15:33:33.657Z","dateModified":"2026-04-02T15:34:47.575Z","description":"Intel Linux engineers have posted the fourth version of Cache Aware Scheduling patches for the Linux kernel. This feature enhances scheduler performance on...","image":"https://media.daily.dev/image/upload/f_auto,q_auto/v1/posts/cd5121044401c86822cadc65df12ba42?_a=AQAEuop","thumbnailUrl":"https://media.daily.dev/image/upload/f_auto,q_auto/v1/posts/cd5121044401c86822cadc65df12ba42?_a=AQAEuop","isAccessibleForFree":true,"articleSection":"Phoronix","inLanguage":"en","publisher":{"@type":"Organization","name":"daily.dev","url":"https://daily.dev","logo":{"@type":"ImageObject","url":"https://daily.dev/apple-touch-icon.png","width":180,"height":180}},"author":{"@type":"Organization","name":"Phoronix","logo":"https://media.daily.dev/image/upload/t_logo,f_auto/v1/logos/6a26ba379dd64932830aa0c9803dd7ee","url":"https://daily.dev/sources/phoronix"},"commentCount":0,"discussionUrl":"https://daily.dev/posts/intel-posts-fourth-version-of-cache-aware-scheduling-for-linux-3go8jplr2","interactionStatistic":[{"@type":"InteractionCounter","interactionType":{"@type":"LikeAction"},"userInteractionCount":0},{"@type":"InteractionCounter","interactionType":{"@type":"CommentAction"},"userInteractionCount":0}],"keywords":"linux","timeRequired":"PT2M"} {"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https://daily.dev"},{"@type":"ListItem","position":2,"name":"Phoronix","item":"https://daily.dev/sources/phoronix"},{"@type":"ListItem","position":3,"name":"Intel Posts Fourth Version Of Cache Aware Scheduling For Linux"}]} ```