--- title: NXP MCX A5 Cortex-M33 MCU family supports 10BASE-T1S... description: NXP has launched the MCX A5 family of Cortex-M33 microcontrollers featuring an integrated 10BASE-T1S Single Pair Ethernet digital PHY and a 10/100Mbps Ethernet... canonical: https://daily.dev/posts/nxp-mcx-a5-cortex-m33-mcu-family-supports-10base-t1s-single-pair-ethernet-and-post-quantum-cryptogra-ebkqtbmjg twitter:card: summary_large_image twitter:site: @dailydotdev og:type: website og:site_name: daily.dev og:title: NXP MCX A5 Cortex-M33 MCU family supports 10BASE-T1S Single Pair Ethernet and Post-Quantum Cryptography | daily.dev og:description: NXP has launched the MCX A5 family of Cortex-M33 microcontrollers featuring an integrated 10BASE-T1S Single Pair Ethernet digital PHY and a 10/100Mbps Ethernet... og:url: https://daily.dev/posts/nxp-mcx-a5-cortex-m33-mcu-family-supports-10base-t1s-single-pair-ethernet-and-post-quantum-cryptogra-ebkqtbmjg og:image: https://api.daily.dev/og/posts/EbKqTBmjg.png og:image:alt: NXP MCX A5 Cortex-M33 MCU family supports 10BASE-T1S Single Pair Ethernet and Post-Quantum Cryptography og:image:width: 1200 og:image:height: 630 og:locale: en --- > ## Documentation Index > Fetch the complete documentation index at: https://daily.dev/llms.txt > Use this file to discover all available pages before exploring further. # NXP MCX A5 Cortex-M33 MCU family supports 10BASE-T1S Single Pair Ethernet and Post-Quantum Cryptography **[CNX Software](https://daily.dev/sources/cnx-software)** · 5 min read · 1 upvotes · 0 comments ## Summary NXP has launched the MCX A5 family of Cortex-M33 microcontrollers featuring an integrated 10BASE-T1S Single Pair Ethernet digital PHY and a 10/100Mbps Ethernet MAC, aimed at industrial and edge networking applications like PLCs, remote I/O, and building/energy management systems. The MCXA577 flagship variant runs up to 240 MHz with up to 2MB dual-bank Flash and 640KB SRAM, plus an EdgeLock security accelerator supporting secure boot with post-quantum cryptography hybrid support, secure firmware updates, and anti-tamper detection, targeting PSA Level 3 and SESIP Level 3 certifications. Four SKUs are listed, with software support planned for MCUXpresso, Zephyr RTOS, and select Rust support. NXP offers the FRDM-MCXA577 development board, though detailed availability info remains limited. The chips are sampling now, with general availability expected in Q4 2026. ## Full article daily.dev links to this article rather than hosting it. Read it at the original source: ## Questions this post answers ### What is the NXP MCX A5 MCU family and what makes its Ethernet support different? The MCX A5 is a Cortex-M33 microcontroller family from NXP that integrates a 10/100Mbps Ethernet MAC and a 10BASE-T1S Single Pair Ethernet digital PHY directly on-chip, running up to 240 MHz with up to 2MB flash and 640KB SRAM. Normally 10BASE-T1S requires an external PMD transceiver such as NXP's TJF1410 or Microchip's LAN867x/LAN865x plus a separate host MCU, but the MCX A5 combines these into a single chip. _Teams evaluating single-pair Ethernet options for industrial edge nodes can track MCU comparisons like this on daily.dev._ ### Does the NXP MCX A5 MCU support post-quantum cryptography? Yes, the MCX A5 family includes secure boot with post-quantum cryptography hybrid support, backed by an EdgeLock security accelerator featuring a TRNG, public key cryptography engine (ECC, RSA), and a security and general-purpose interface (SGI) supporting AES256, SHA-2, PQC, and a hardware KeyStore. The chip targets PSA Level 3 and SESIP Level 3 security certifications. _Developers planning PQC-ready secure boot for industrial MCUs can follow announcements like this on daily.dev._ ### When will the NXP FRDM-MCXA577 development board be available and what does it support? The FRDM-MCXA577 board, based on the MCXA577 MCU, was not yet available at time of writing, though the MCX A5 family itself is sampling now with general availability expected in Q4 2026. The board includes an onboard MCU-Link Lite debugger and Arduino, mikroBUS, and Pmod expansion headers, with documentation listing support for FreeRTOS, MCUboot, FatFs, FreeMASTER, and Trusted Firmware-M, plus in-progress Zephyr support. _Engineers waiting on dev board availability for a new MCU can track release timing updates on daily.dev._ ## Similar posts on daily.dev - [NXP MCX A5 MCUs Bring 10BASE-T1S Ethernet to Industrial Edge Nodes](https://daily.dev/posts/nxp-mcx-a5-mcus-bring-10base-t1s-ethernet-to-industrial-edge-nodes-l71hfzeui) · Embedded.com · 0 upvotes · 0 comments - [NXP MCX C15 and C16 low-cost Cortex-M23 MCUs target IoT, analog, and motor control applications](https://daily.dev/posts/nxp-mcx-c15-and-c16-low-cost-cortex-m23-mcus-target-iot-analog-and-motor-control-applications-mqetkppym) · CNX Software · 0 upvotes · 0 comments - [NXP MCX A5 MCUs, Edge AI for Military Drone Autonomy, Modular Computing for Long-Lifecycle Aerospace Platforms: Embedded Week Insights](https://daily.dev/posts/nxp-mcx-a5-mcus-edge-ai-for-military-drone-autonomy-modular-computing-for-long-lifecycle-aerospace-yqzlm1tww) · Embedded.com · 0 upvotes · 0 comments - [NXP FRDM-IMXRT1186 development board features i.MX RT1186 crossover MCU, four Ethernet ports](https://daily.dev/posts/nxp-frdm-imxrt1186-development-board-features-i-mx-rt1186-crossover-mcu-four-ethernet-ports-7fefjzkrz) · CNX Software · 0 upvotes · 0 comments - [Experiencing This Powerful NXP SBC Made Me Realize of My Limitations](https://daily.dev/posts/experiencing-this-powerful-nxp-sbc-made-me-realize-of-my-limitations-icygowdqm) · It's Foss · 0 upvotes · 0 comments --- Tags: [#quantum-computing](https://daily.dev/tags/quantum-computing), [#embedded](https://daily.dev/tags/embedded) [View this post on daily.dev](https://daily.dev/posts/nxp-mcx-a5-cortex-m33-mcu-family-supports-10base-t1s-single-pair-ethernet-and-post-quantum-cryptogra-ebkqtbmjg) ```json {"@context":"https://schema.org","@graph":[{"@type":"Organization","@id":"https://daily.dev/#organization","name":"daily.dev","url":"https://daily.dev","logo":{"@type":"ImageObject","url":"https://daily.dev/apple-touch-icon.png","width":180,"height":180},"sameAs":["https://twitter.com/dailydotdev","https://github.com/dailydotdev","https://www.linkedin.com/company/daily-dev-ltd"]},{"@type":"WebSite","@id":"https://daily.dev/#website","url":"https://daily.dev","name":"daily.dev","publisher":{"@id":"https://daily.dev/#organization"},"potentialAction":{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https://daily.dev/search?q={search_term_string}"},"query-input":"required name=search_term_string"}}]} {"@context":"https://schema.org","@type":"TechArticle","headline":"NXP MCX A5 Cortex-M33 MCU family supports 10BASE-T1S Single Pair Ethernet and Post-Quantum Cryptography","url":"https://daily.dev/posts/nxp-mcx-a5-cortex-m33-mcu-family-supports-10base-t1s-single-pair-ethernet-and-post-quantum-cryptogra-ebkqtbmjg","mainEntityOfPage":{"@type":"WebPage","@id":"https://daily.dev/posts/nxp-mcx-a5-cortex-m33-mcu-family-supports-10base-t1s-single-pair-ethernet-and-post-quantum-cryptogra-ebkqtbmjg"},"datePublished":"2026-08-19T02:49:33.751Z","dateModified":"2026-09-13T19:45:10.404Z","description":"NXP has launched the MCX A5 family of Cortex-M33 microcontrollers featuring an integrated 10BASE-T1S Single Pair Ethernet digital PHY and a 10/100Mbps Ethernet...","image":"https://media.daily.dev/image/upload/f_auto,q_auto/v1/posts/4662b725ff9386222894946311e6fc2c?_a=AQAEuop","thumbnailUrl":"https://media.daily.dev/image/upload/f_auto,q_auto/v1/posts/4662b725ff9386222894946311e6fc2c?_a=AQAEuop","isAccessibleForFree":true,"articleSection":"CNX Software","inLanguage":"en","publisher":{"@type":"Organization","name":"daily.dev","url":"https://daily.dev","logo":{"@type":"ImageObject","url":"https://daily.dev/apple-touch-icon.png","width":180,"height":180}},"author":{"@type":"Organization","name":"CNX Software","logo":"https://media.daily.dev/image/upload/s--xozLJZc---/f_auto,q_auto/v1780213507/logos/cnx-software?_a=BAMAMiWQ0","url":"https://daily.dev/sources/cnx-software"},"commentCount":0,"discussionUrl":"https://daily.dev/posts/nxp-mcx-a5-cortex-m33-mcu-family-supports-10base-t1s-single-pair-ethernet-and-post-quantum-cryptogra-ebkqtbmjg","interactionStatistic":[{"@type":"InteractionCounter","interactionType":{"@type":"LikeAction"},"userInteractionCount":1},{"@type":"InteractionCounter","interactionType":{"@type":"CommentAction"},"userInteractionCount":0}],"keywords":"quantum-computing,embedded","timeRequired":"PT5M"} {"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https://daily.dev"},{"@type":"ListItem","position":2,"name":"CNX Software","item":"https://daily.dev/sources/cnx-software"},{"@type":"ListItem","position":3,"name":"NXP MCX A5 Cortex-M33 MCU family supports 10BASE-T1S Single Pair Ethernet and Post-Quantum Cryptography"}]} {"@context":"https://schema.org","@type":"FAQPage","@id":"https://daily.dev/posts/nxp-mcx-a5-cortex-m33-mcu-family-supports-10base-t1s-single-pair-ethernet-and-post-quantum-cryptogra-ebkqtbmjg#faq","mainEntity":[{"@type":"Question","name":"What is the NXP MCX A5 MCU family and what makes its Ethernet support different?","acceptedAnswer":{"@type":"Answer","text":"The MCX A5 is a Cortex-M33 microcontroller family from NXP that integrates a 10/100Mbps Ethernet MAC and a 10BASE-T1S Single Pair Ethernet digital PHY directly on-chip, running up to 240 MHz with up to 2MB flash and 640KB SRAM. Normally 10BASE-T1S requires an external PMD transceiver such as NXP's TJF1410 or Microchip's LAN867x/LAN865x plus a separate host MCU, but the MCX A5 combines these into a single chip. Teams evaluating single-pair Ethernet options for industrial edge nodes can track MCU comparisons like this on daily.dev."}},{"@type":"Question","name":"Does the NXP MCX A5 MCU support post-quantum cryptography?","acceptedAnswer":{"@type":"Answer","text":"Yes, the MCX A5 family includes secure boot with post-quantum cryptography hybrid support, backed by an EdgeLock security accelerator featuring a TRNG, public key cryptography engine (ECC, RSA), and a security and general-purpose interface (SGI) supporting AES256, SHA-2, PQC, and a hardware KeyStore. The chip targets PSA Level 3 and SESIP Level 3 security certifications. Developers planning PQC-ready secure boot for industrial MCUs can follow announcements like this on daily.dev."}},{"@type":"Question","name":"When will the NXP FRDM-MCXA577 development board be available and what does it support?","acceptedAnswer":{"@type":"Answer","text":"The FRDM-MCXA577 board, based on the MCXA577 MCU, was not yet available at time of writing, though the MCX A5 family itself is sampling now with general availability expected in Q4 2026. The board includes an onboard MCU-Link Lite debugger and Arduino, mikroBUS, and Pmod expansion headers, with documentation listing support for FreeRTOS, MCUboot, FatFs, FreeMASTER, and Trusted Firmware-M, plus in-progress Zephyr support. Engineers waiting on dev board availability for a new MCU can track release timing updates on daily.dev."}}]} ```