<!-- mobian-agent-page publisher="dailydev" canonical="https://daily.dev/posts/tenstrorrent-posts-gcc-compiler-patches-for-ascalon-xg-core-wihh0zw7l" -->

---
title: Tenstrorrent Posts GCC Compiler Patches For Ascalon XG Core
description: Tenstorrent has submitted GCC compiler patches introducing a new RISC-V CPU core variant called Ascalon XG, distinct from the existing Ascalon X. The XG...
canonical: https://daily.dev/posts/tenstrorrent-posts-gcc-compiler-patches-for-ascalon-xg-core-wihh0zw7l
twitter:card: summary_large_image
twitter:site: @dailydotdev
og:type: website
og:site_name: daily.dev
og:title: Tenstrorrent Posts GCC Compiler Patches For Ascalon XG Core | daily.dev
og:description: Tenstorrent has submitted GCC compiler patches introducing a new RISC-V CPU core variant called Ascalon XG, distinct from the existing Ascalon X. The XG...
og:url: https://daily.dev/posts/tenstrorrent-posts-gcc-compiler-patches-for-ascalon-xg-core-wihh0zw7l
og:image: https://api.daily.dev/og/posts/WIHH0zw7l.png
og:image:alt: Tenstrorrent Posts GCC Compiler Patches For Ascalon XG Core
og:image:width: 1200
og:image:height: 630
og:locale: en
---

> ## Documentation Index
> Fetch the complete documentation index at: https://daily.dev/llms.txt
> Use this file to discover all available pages before exploring further.

# Tenstrorrent Posts GCC Compiler Patches For Ascalon XG Core

**[Phoronix](https://daily.dev/sources/phoronix)** · 1 min read · 0 upvotes · 0 comments

## Summary

Tenstorrent has submitted GCC compiler patches introducing a new RISC-V CPU core variant called Ascalon XG, distinct from the existing Ascalon X. The XG variant drops the zvkng vector cryptographic extension and reduces throughput while retaining most other capabilities like rva23s64, zfbfmin, zfh, and svadu. Speculation suggests this stripped-down version could be an export model for markets like China where crypto extensions may be restricted. It uses the target identifier tt-ascalon-xg and the patch is currently under review on the GCC mailing list.

## Full article

daily.dev links to this article rather than hosting it. Read it at the original source: <https://www.phoronix.com/news/Tenstorrent-Ascalon-XG-GCC>

## Questions this post answers

### What is the Ascalon XG RISC-V core and how does it differ from Ascalon X?

Ascalon XG is a new variant of Tenstorrent's Ascalon X RISC-V CPU core, submitted via a GCC compiler patch. It drops the zvkng vector cryptographic extension and reduces throughput compared to Ascalon X, while keeping most other capabilities such as rva23s64, zfbfmin, zfh, zkr, zvbc, zvfbfmin, zvfbfwma, zvfh, zvl256b, and svadu. It uses the target identifier tt-ascalon-xg and is speculated to be an export-focused model.

_Track emerging RISC-V core variants like this one as GCC toolchain support evolves on daily.dev._

## Similar posts on daily.dev

- [GCC 17 Compiler Lands SpacemiT X100 Core Targeting](https://daily.dev/posts/gcc-17-compiler-lands-spacemit-x100-core-targeting-21vwfvqan) · Phoronix · 0 upvotes · 0 comments
- [Hygon C86-4G CPU Support Added To The GCC 17 Compiler](https://daily.dev/posts/hygon-c86-4g-cpu-support-added-to-the-gcc-17-compiler-wkn6rpfvp) · Phoronix · 0 upvotes · 0 comments
- [GCC Patches Added -mcpu=native -mtune=native Support For RISC-V](https://daily.dev/posts/gcc-patches-added--mcpu-native--mtune-native-support-for-risc-v-7bldbxf6r) · Phoronix · 0 upvotes · 0 comments
- [A 64-bit, RVA23-compliant RISC-V core for high-performance applications](https://daily.dev/posts/a-64-bit-rva23-compliant-risc-v-core-for-high-performance-applications-sqmndrlqb) · CNX Software · 2 upvotes · 0 comments

---

Tags: [#hardware](https://daily.dev/tags/hardware)

[View this post on daily.dev](https://daily.dev/posts/tenstrorrent-posts-gcc-compiler-patches-for-ascalon-xg-core-wihh0zw7l)

```json
{"@context":"https://schema.org","@graph":[{"@type":"Organization","@id":"https://daily.dev/#organization","name":"daily.dev","url":"https://daily.dev","logo":{"@type":"ImageObject","url":"https://daily.dev/apple-touch-icon.png","width":180,"height":180},"sameAs":["https://twitter.com/dailydotdev","https://github.com/dailydotdev","https://www.linkedin.com/company/daily-dev-ltd"]},{"@type":"WebSite","@id":"https://daily.dev/#website","url":"https://daily.dev","name":"daily.dev","publisher":{"@id":"https://daily.dev/#organization"},"potentialAction":{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https://daily.dev/search?q={search_term_string}"},"query-input":"required name=search_term_string"}}]}
{"@context":"https://schema.org","@type":"TechArticle","headline":"Tenstrorrent Posts GCC Compiler Patches For Ascalon XG Core","url":"https://daily.dev/posts/tenstrorrent-posts-gcc-compiler-patches-for-ascalon-xg-core-wihh0zw7l","mainEntityOfPage":{"@type":"WebPage","@id":"https://daily.dev/posts/tenstrorrent-posts-gcc-compiler-patches-for-ascalon-xg-core-wihh0zw7l"},"datePublished":"2026-08-12T20:19:23.623Z","dateModified":"2026-08-12T20:19:48.228Z","description":"Tenstorrent has submitted GCC compiler patches introducing a new RISC-V CPU core variant called Ascalon XG, distinct from the existing Ascalon X. The XG...","image":"https://media.daily.dev/image/upload/f_auto,q_auto/v1/posts/536e4eb75ec1ea90b1c39ae467706a1d?_a=AQAEuop","thumbnailUrl":"https://media.daily.dev/image/upload/f_auto,q_auto/v1/posts/536e4eb75ec1ea90b1c39ae467706a1d?_a=AQAEuop","isAccessibleForFree":true,"articleSection":"Phoronix","inLanguage":"en","publisher":{"@type":"Organization","name":"daily.dev","url":"https://daily.dev","logo":{"@type":"ImageObject","url":"https://daily.dev/apple-touch-icon.png","width":180,"height":180}},"author":{"@type":"Organization","name":"Phoronix","logo":"https://media.daily.dev/image/upload/t_logo,f_auto/v1/logos/6a26ba379dd64932830aa0c9803dd7ee","url":"https://daily.dev/sources/phoronix"},"commentCount":0,"discussionUrl":"https://daily.dev/posts/tenstrorrent-posts-gcc-compiler-patches-for-ascalon-xg-core-wihh0zw7l","interactionStatistic":[{"@type":"InteractionCounter","interactionType":{"@type":"LikeAction"},"userInteractionCount":0},{"@type":"InteractionCounter","interactionType":{"@type":"CommentAction"},"userInteractionCount":0}],"keywords":"hardware","timeRequired":"PT1M"}
{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https://daily.dev"},{"@type":"ListItem","position":2,"name":"Phoronix","item":"https://daily.dev/sources/phoronix"},{"@type":"ListItem","position":3,"name":"Tenstrorrent Posts GCC Compiler Patches For Ascalon XG Core"}]}
{"@context":"https://schema.org","@type":"FAQPage","@id":"https://daily.dev/posts/tenstrorrent-posts-gcc-compiler-patches-for-ascalon-xg-core-wihh0zw7l#faq","mainEntity":[{"@type":"Question","name":"What is the Ascalon XG RISC-V core and how does it differ from Ascalon X?","acceptedAnswer":{"@type":"Answer","text":"Ascalon XG is a new variant of Tenstorrent's Ascalon X RISC-V CPU core, submitted via a GCC compiler patch. It drops the zvkng vector cryptographic extension and reduces throughput compared to Ascalon X, while keeping most other capabilities such as rva23s64, zfbfmin, zfh, zkr, zvbc, zvfbfmin, zvfbfwma, zvfh, zvl256b, and svadu. It uses the target identifier tt-ascalon-xg and is speculated to be an export-focused model. Track emerging RISC-V core variants like this one as GCC toolchain support evolves on daily.dev."}}]}
```

