A VHDL tutorial demonstrating hierarchical design by building a reusable divide-by-10 counter entity (div10) and chaining three instances to create a ÷1000 clock divider. Covers entity port definitions, inout signal usage for toggled outputs, sensitivity lists, component instantiation, and synthesis results on a Xilinx XC2C128 CPLD device.
